Product Summary

The GAL22V10B-7LP, at 4ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable(E2) floating gate technology to provide the highest performance available of any 22V10 device on the market. CMOS circuitry allows the GAL22V10B-7LP to consume much less power when compared to bipolar 22V10 devices. E2 technology offers high speed(<100ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL22V10B-7LP is fully function/fuse map/parametric compatible with standard bipolar and CMOS 22V10 devices. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Parametrics

GAL22V10B-7LP absolute maximum ratings: (1)Supply voltage VCC: -0.5 to +7V; (2)Input voltage applied: -2.5 to VCC +1.0V; (3)Off-state output voltage applied: -2.5 to VCC +1.0V; (4)Storage Temperature: -65 to 150℃; (5)Ambient Temperature with Power Applied: -55 to 125℃.

Features

GAL22V10B-7LP features: (1)HIGH PERFORMANCE E2CMOS TECHNOLOGY; (2)4 ns Maximum Propagation Delay; (3)Fmax = 250 MHz; (4)3.5 ns Maximum from Clock Input to Data Output; (5)UltraMOS Advanced CMOS Technology; (6)ACTIVE PULL-UPS ON ALL PINS; (7)COMPATIBLE WITH STANDARD 22V10 DEVICES; (8)Fully Function/Fuse-Map/Parametric Compatible with Bipolar and UVCMOS 22V10 Devices; (9)50% to 75% REDUCTION IN POWER VERSUS BIPOLAR; (10)90mA Typical Icc on Low Power Device; (11)45mA Typical Icc on Quarter Power Device; (12)Reconfigurable Logic; (13)Reprogrammable Cells; (14)100% Tested/100% Yields; (15)High Speed Electrical Erasure (<100ms); (16)20 Year Data Retention; (17)TEN OUTPUT LOGIC MACROCELLS; (18)Maximum Flexibility for Complex Logic Designs; (19)PRELOAD AND POWER-ON RESET OF REGISTERS; (20)100% Functional Testability; (21)APPLICATIONS INCLUDE: DMA Control; (22)State Machine Control; (23)High Speed Graphics Processing; (24)Standard Logic Speed Upgrade.

Diagrams

GAL20LV8
GAL20LV8
Other

Data Sheet
Negotiable 
GAL20LV8ZD
GAL20LV8ZD
Other

Data Sheet
Negotiable 
GAL20RA10
GAL20RA10
Other

Data Sheet
Negotiable 
GAL20RA10B-10LP
GAL20RA10B-10LP
Lattice
SPLD - Simple Programmable Logic Devices 20 INPUT 10 OUTPUT 5 V LOW POWER 10ns
Data Sheet
Negotiable 
GAL20RA10B-15LJ
GAL20RA10B-15LJ
Lattice
SPLD - Simple Programmable Logic Devices 20 INPUT 10 OUTPUT 5 V LOW POWER 15ns
Data Sheet
Negotiable 
GAL20RA10B-20LJ
GAL20RA10B-20LJ
Lattice
SPLD - Simple Programmable Logic Devices 20 INPUT 10 OUTPUT 5 V LOW POWER 20ns
Data Sheet
Negotiable